library IEEE;
use IEEE.std_logic_1164.all;

entity nand2b is
  port (I0, I1: in STD_LOGIC; O: buffer STD_LOGIC);
end nand2b;

architecture nand2b of nand2b is
begin
  O <= I0 nand I1;
end nand2b;